Cadence Design Systems
Case Studies
Accelerating Network Switch Design: A Case Study of QLogic and Cadence
Overview
Accelerating Network Switch Design: A Case Study of QLogic and CadenceCadence Design Systems |
Networks & Connectivity - Ethernet Processors & Edge Intelligence - System on a Chip | |
Product Research & Development Quality Assurance | |
Time Sensitive Networking | |
System Integration | |
Operational Impact
The use of Cadence Palladium XP Verification Computing Platform enabled QLogic to dramatically reduce the design and verification time on its complex new network switch. The platform's capacity, speed, and debugging capabilities were instrumental in achieving this. The transition from Palladium II to XP was fast, painless, and problem-free, thanks to the great support staff from Cadence. The platform also provided the capacity required for QLogic to create a synthesizable testbench, allowing the company to incorporate testbench parameters into read-only memory (ROM) for advanced system-level testing. This highly scalable system easily accommodated the QLogic multi-million-gate design, while giving the company room to grow for next-generation designs. | |
Quantitative Benefit
Achieved verification of an ASIC design at the system level, earlier in the design cycle and faster than in previous ASIC verification projects | |
Reduced verification time by 50% compared to previous, less-complex switches | |
Palladium XP supports design configurations up to 2 billion gates, delivering performance up to 4MHz and simultaneously supporting up to 512 users | |